## FEATURES

## 2-Channel, 256-position

End-to-end resistance $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$
Compact MSOP-10 ( $3 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ ) Package
Full read/write of wiper register

## Power-on preset to midscale

Extra package address decode pins ADO and AD1(AD5248)
Single supply +2.7 V to +5.5 V
Low temperature coefficient $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Low power, $\mathrm{I}_{\mathrm{DD}}=5 \mu \mathrm{~A}$
Wide operating temperature $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Evaluation board available

## APPLICATIONS

## Mechanical potentiometer replacement in new designs

Transducer adjustment of pressure, temperature, position, chemical, and optical sensors
RF amplifier biasing
Automotive electronics adjustment
Gain control and offset adjustment

## GENERAL OVERVIEW

The AD5243 \& AD5248 provide a compact 3x4.9mm packaged solution for dual 256 position adjustment applications. These devices perform the same electronic adjustment function as a 3terminal mechanical potentiometer (AD5243) or a 2-terminal variable resistor (AD5248). Available in four different end-toend resistance values $(2.5 \mathrm{k}, 10 \mathrm{k}, 50 \mathrm{k}, 100 \mathrm{k})$ these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments. The wiper settings are controllable through the $\mathrm{I}^{2} \mathrm{C}$ compatible digital interface. The AD5248 has extra package address decode pins AD0 \& AD1 allowing multiple parts to share the same $\mathrm{I}^{2} \mathrm{C} 2$-wire bus on a PCB.

The resistance between the wiper and either end point of the fixed resistor varies linearly with respect to the digital code transferred into the RDAC latch ${ }^{1}$.

Operating from a 2.7 to 5.5 volt power supply and consuming less than $5 \mu \mathrm{~A}$ allows for usage in portable battery operated
applications.
All parts are guaranteed to operate over the extended automotive temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAMS


Figure 1. AD5243


Figure 2. AD5248

Note:
The terms digital potentiometer, $V R$, and RDAC are used interchangeably.
Purchase of licensed $I^{2} C$ components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips $I^{2} C$ Patent Rights to use these components in an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $I^{2} \mathrm{C}$ Standard Specification as defined by Philips.

## AD5243/AD5248

## TABLE OF CONTENTS

Electrical Characteristics- $2.5 \mathrm{k} \Omega$ Version ..... 3
Electrical Characteristics- $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ Versions . .....  4
Timing Characteristics- $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ Versions 5
Absolute Maximum Ratings ${ }^{1}$ .....  5
Typical Performance Characteristics .....  6
Test Circuits ..... 7
$I^{2} \mathrm{C}$ Interface ..... 8
Operation ..... 10
Programming the Variable Resistor ..... 10
Programming the Potentiometer Divider ..... 11
$I^{2} \mathrm{C}$ Compatible 2-Wire Serial Bus. ..... 11
Level Shifting for Bidirectional Interface ..... 12
ESD Protection ..... 12
Terminal Voltage Operating Range ..... 12
Power-Up Sequence ..... 13
Layout and Power Supply Bypassing ..... 13
Pin Configuration and Function Descriptions. ..... 14
Pin Configuration ..... 14
Pin Function Descriptions ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 15
ESD Caution ..... 15

## REVISION HISTORY

## Revision 0: Initial Version

## Preliminary Technical Data

## ELECTRICAL CHARACTERISTICS— $2.5 \mathrm{k} \Omega$ VERSION

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.)
Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ <br> Resistance Temperature Coefficient <br> Wiper Resistance | R-DNL <br> R-INL <br> $\Delta R_{A B}$ <br> $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ <br> Rw | Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect <br> RwB, $\mathrm{V}_{\mathrm{A}}=$ no connect <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $V_{A B}=V_{D D}$, Wiper $=$ no connect | $\begin{aligned} & -1.8 \\ & -5 \\ & -30 \end{aligned}$ | $\begin{aligned} & \pm 0.2 \\ & \pm 0.75 \\ & \\ & 35 \\ & 50 \end{aligned}$ | $\begin{aligned} & +1.8 \\ & +5 \\ & +30 \\ & \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMETER D <br> Resolution <br> Differential Nonlinearity ${ }^{4}$ <br> Integral Nonlinearity ${ }^{4}$ <br> Voltage Divider Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | DE (Specific <br> N <br> DNL <br> INL <br> $\Delta \mathrm{V}_{\mathrm{w}} / \Delta \mathrm{T}$ <br> $V_{\text {wfse }}$ <br> Vwzse | cations apply to all VRs) $\begin{aligned} & \text { Code }=0 \times 80 \\ & \text { Code }=0 \times \text { FF } \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1.5 \\ & -1.5 \\ & -6 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.6 \\ & 15 \\ & -2.5 \\ & +2 \end{aligned}$ | $\begin{aligned} & 8 \\ & +1.5 \\ & +1.5 \\ & 0 \\ & +6 \\ & \hline \end{aligned}$ | Bits LSB LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ LSB LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A, B <br> Capacitance ${ }^{6}$ W <br> Shutdown Supply Current ${ }^{7}$ Common-Mode Leakage | $V_{A, B, W}$ <br> $\mathrm{C}_{\mathrm{A}, \mathrm{B}}$ <br> $C_{w}$ <br> ldo_sD <br> Ісм | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, <br> Code $=0 \times 80$ <br> $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, <br> Code $=0 \times 80$ <br> $V_{D D}=5.5 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{DD}} / 2$ | GND | 45 <br> 60 <br> 0.01 <br> 1 | $V_{D D}$ | V <br> pF <br> pF <br> $\mu \mathrm{A}$ <br> nA |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{LI}} \\ & \mathrm{~V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & V_{I N}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation ${ }^{8}$ <br> Power Supply Sensitivity | Vdd range <br> ID <br> PDISS <br> PSS | $\begin{aligned} & \mathrm{V}_{H H}=5 \mathrm{~V} \text { or } \mathrm{V}_{I L}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{Code}=\text { Midscale } \end{aligned}$ | 2.7 | 3 $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 5 \\ & 0.2 \\ & \pm 0.05 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> mW <br> \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{6,9}$ <br> Bandwidth -3dB <br> Total Harmonic Distortion Vw Settling Time <br> Resistor Noise Voltage Density | BW_5K <br> THDw ts <br> $\mathrm{e}_{\mathrm{N}, \mathrm{wb}}$ | $\begin{aligned} & \mathrm{R}_{A B}=2.5 \mathrm{k} \Omega, \mathrm{Code}=0 \times 80 \\ & \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { error } \\ & \text { band } \\ & \mathrm{R}_{\mathrm{WB}}=2.5 \mathrm{k} \Omega, \mathrm{RS}=0 \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 0.05 \\ & 1 \\ & 4.5 \end{aligned}$ |  | MHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

## ELECTRICAL CHARACTERISTICS—10 k $\Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ VERSIONS

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.)
Table 2.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ <br> Resistance Temperature Coefficient <br> Wiper Resistance | R-DNL <br> R-INL <br> $\Delta R_{A B}$ <br> $\Delta R_{A B} / \Delta T$ <br> Rw | $\begin{aligned} & \text { RwB }, V_{A}=\text { no connect } \\ & R_{w B}, V_{A}=\text { no connect } \\ & T_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{A B}=V_{D D}, \\ & \text { Wiper }=\text { no connect } \\ & V_{D D}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1 \\ & -2 \\ & -30 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.25 \\ & \\ & 35 \\ & \\ & 50 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2 \\ & +30 \\ & \\ & 120 \end{aligned}$ | LSB <br> LSB <br> \% <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> $\Omega$ |
| DC CHARACTERISTICS—POTENTIOMETER D <br> Resolution <br> Differential Nonlinearity ${ }^{4}$ <br> Integral Nonlinearity ${ }^{4}$ <br> Voltage Divider Temperature Coefficient <br> Full-Scale Error <br> Zero-Scale Error | N <br> DNL <br> INL <br> $\Delta \mathrm{V}_{\mathrm{w}} / \Delta \mathrm{T}$ <br> VWFSE <br> VWZSE | tions apply to all VRs) $\begin{aligned} & \text { Code }=0 \times 80 \\ & \text { Code }=0 \times F F \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1 \\ & -1 \\ & -3 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.3 \\ & 15 \\ & -1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 8 \\ & +1 \\ & +1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Bits <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A, B <br> Capacitance ${ }^{6}$ W <br> Shutdown Supply Current ${ }^{7}$ Common-Mode Leakage | $V_{A, B, W}$ <br> $C_{A, B}$ <br> $C_{w}$ <br> IDD_SD <br> Icm | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 80$ $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=0 \times 80$ $\begin{aligned} & V_{D D}=5.5 \mathrm{~V} \\ & V_{A}=V_{B}=V_{D D} / 2 \end{aligned}$ | GND | 45 <br> 60 <br> 0.01 <br> 1 | $V_{D D}$ | V <br> pF <br> pF <br> $\mu \mathrm{A}$ <br> nA |
| DIGITAL INPUTS AND OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{IIL} \\ & \mathrm{C}_{\mathrm{I}} \end{aligned}$ | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & V_{I N}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \end{aligned}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \end{aligned}$ $\mathrm{pF}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation ${ }^{8}$ <br> Power Supply Sensitivity | VDd range <br> ldo <br> PDISS <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{Code}=\text { Midscale } \end{aligned}$ | 2.7 | 3 $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 5 \\ & 0.2 \\ & \pm 0.05 \end{aligned}$ | V $\mu \mathrm{A}$ <br> mW \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{6,9}$ <br> Bandwidth -3dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{w}}$ Settling Time (10 k $\Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega$ ) <br> Resistor Noise Voltage Density | BW THDw ts en_wb | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega, \\ & \mathrm{Code}=0 \times 80 \\ & \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \\ & \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \\ & \pm 1 \mathrm{LSB} \text { error band } \\ & \mathrm{R}_{\mathrm{WB}}=5 \mathrm{k} \Omega, \mathrm{RS}=0 \end{aligned}$ |  | $\begin{aligned} & 600 / 100 / 40 \\ & 0.05 \\ & 2 \\ & 9 \end{aligned}$ |  | kHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

## Preliminary Technical Data

## TIMING CHARACTERISTICS— $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ VERSIONS

( $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$, or $+3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted. $)$
Table 3.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{2} \mathrm{C}$ INTERFACE TIMING CHARACTERISTICS ${ }^{6,10}$ (Specifications Apply to All Parts) |  |  |  |  |  |  |
| SCL Clock Frequency | fscl |  |  |  | 400 | kHz |
| $\mathrm{t}_{\text {buF }}$ Bus Free Time between STOP and START | $\mathrm{t}_{1}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{thri}_{\text {STA }}$ Hold Time (Repeated START) | $\mathrm{t}_{2}$ | After this period, the first clock pulse is generated. | 0.6 |  |  | $\mu \mathrm{s}$ |
| tıow Low Period of SCL Clock | $\mathrm{t}_{3}$ |  | 1.3 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ High Period of SCL Clock | $\mathrm{t}_{4}$ |  | 0.6 |  | 50 | $\mu \mathrm{S}$ |
| $\mathrm{tsujsta}^{\text {Setup Time for Repeated START Condition }}$ | $\mathrm{t}_{5}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| thdidat Data Hold Time | $\mathrm{t}_{6}$ |  |  |  | 0.9 | $\mu \mathrm{s}$ |
| tsu;DAT Data Setup Time | $\mathrm{t}_{7}$ |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ Fall Time of Both SDA and SCL Signals | $\mathrm{t}_{8}$ |  |  |  | 300 | ns |
| $t_{\text {R }}$ Rise Time of Both SDA and SCL Signals | t9 |  |  |  | 300 | ns |
| $\mathrm{tsu}_{\text {siso }}$ Setup Time for STOP Condition | $\mathrm{t}_{10}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |

## NOTES

${ }^{1}$ Typical specifications represent average readings at $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
${ }^{3} \mathrm{~V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, Wiper $\left(\mathrm{V}_{\mathrm{W}}\right)=$ no connect.
${ }^{4} I N L$ and $D N L$ are measured at $V_{W}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D / A$ converter. VA $=V_{D D}$ and $V_{B}=0 V$.
DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor terminals A, B, W have no limitations on polarity with respect to each other.
${ }^{6}$ Guaranteed by design and not subject to production test.
${ }^{7}$ Measured at the A terminal. The A terminal is open circuited in shutdown mode.
${ }^{8} \mathrm{P}_{\text {DISs }}$ is calculated from ( $\mathrm{l}_{D D} \times \mathrm{V}_{\text {DD }}$ ). CMOS logic level inputs result in minimum power dissipation.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
${ }^{10}$ See timing diagrams for locations of measured values.

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

Table 4.

| Parameter | Value |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND | $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{Imax}^{1}$ | $\pm 20 \mathrm{~mA}$ |
| Digital Inputs and Output Voltage to GND | 0 V to +7 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (TJmax) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{2} \theta_{\mathrm{J}}$ : MSOP-10 | $230^{\circ} \mathrm{C} / \mathrm{W}$ |
| NOTES <br> ${ }^{1}$ Maximum terminal current is bounded by the max the switches, maximum power dissipation of the pa applied voltage across any two of the $\mathrm{A}, \mathrm{B}$, and W te resistance. <br> ${ }^{2}$ Package power dissipation $=\left(\mathrm{T}_{\text {JMAX }}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$. | mum current handling of kage, and maximum minals at a given |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## TYPICAL PERFORMANCE CHARACTERISTICS

## Preliminary Technical Data

## TEST CIRCUITS

Figure 3 to Figure 11 illustrate the test circuits that define the test conditions used in the product specification tables.


Figure 3. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 8. Test Circuit for Noninverting Gain


Figure 9. Test Circuit for Gain vs. Frequency


Figure 10. Test Circuit for Incremental ON Resistance


Figure 11. Test Circuit for Common-Mode Leakage current


Figure 7. Test Circuit for Inverting Gain

## AD5243/AD5248

## I ${ }^{2} \mathrm{C}$ INTERFACE

Table 5. Write Mode
AD5243

| S | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\overline{\mathrm{W}}$ | A | A0 | SD | X | X | X | X | X | X | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave Address Byte |  |  |  |  |  |  |  |  | Instruction Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |  |

AD5248

| S | 0 | 1 | 0 | 1 | 1 | AD1 AD0 | $\bar{W}$ | A | A0 | SD | X | X | X | X | X | X | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Slave Address Byte |  |  |  |  |  |  |  | Instruction Byte |  |  |  |  |  |  |  |  |  | Data | Byte |  |  |  |  |  |

Table 6. Read Mode
AD5243


| AD5248 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | 0 | 1 | 0 | 1 | 1 | AD1 | AD0 | R | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
|  | Slave Address Byte |  |  |  |  |  |  |  |  | Data Byte |  |  |  |  |  |  |  |  |  |

S = Start Condition
P $=$ Stop Condition
A = Acknowledge
X = Don't Care
$\overline{\mathrm{W}}=$ Write
$R=$ Read
$\mathrm{A} 0=$ RDAC sub address select bit
SD = Shutdown connects wiper to B terminal and open circuits A terminal. It does not change contents of wiper register.

D7, D6, D5, D4, D3, D2, D1, D0 = Data Bits

## Preliminary Technical Data



Figure 12. $1^{2}$ C Interface Detailed Timing Diagram


Figure 13. Writing to the RDAC Register - AD5243


Figure 14. Writing to the RDAC Register - AD5248


Figure 15. Reading Data from a Previously Selected RDAC Register in Write Mode - AD5243


Figure 16 Reading Data from a Previously Selected RDAC Register in Write Mode - AD5248

## OPERATION

The AD5243/48 is a 256-position digitally controlled variable resistor (VR) device.

An internal power-on preset places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up.

## PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A and B is available in $5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The final two or three digits of the part number determine the nominal resistance value, e.g., $10 \mathrm{k} \Omega=10 ; 50 \mathrm{k} \Omega=50$. The nominal resistance ( $\mathrm{R}_{A B}$ ) of the VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The 8 -bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a $10 \mathrm{k} \Omega$ part is used, the wiper's first connection starts at the B terminal for data 0 x 00 . Since there is a $60 \Omega$ wiper contact resistance, such connection yields a minimum of $60 \Omega$ resistance between terminals W and B . The second connection is the first tap point, which corresponds to $99 \Omega\left(\mathrm{R}_{\mathrm{WB}}=\mathrm{R}_{A B} / 256+\mathrm{R}_{\mathrm{w}}=39 \Omega+60 \Omega\right)$ for data $0 \times 01$. The third connection is the next tap point, representing $138 \Omega$ $(2 \times 39 \Omega+60 \Omega)$ for data $0 x 02$, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $9961 \Omega\left(\mathrm{R}_{A B}-1 \mathrm{LSB}+\mathrm{R}_{\mathrm{W}}\right)$. Figure 17 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string will not be accessed; therefore, there is 1 LSB less of the nominal resistance at full scale in addition to the wiper resistance.


Figure 17. AD5243/48 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \times R_{A B}+R_{W} \tag{1}
\end{equation*}
$$

where $D$ is the decimal equivalent of the binary code loaded in the 8 -bit RDAC register, $R_{A B}$ is the end-to-end resistance, and $R_{W}$ is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if $R_{A B}=10 \mathrm{k} \Omega$ and the $A$ terminal is open circuited, the following output resistance $\mathrm{R}_{\mathrm{wb}}$ will be set for the indicated RDAC latch codes.
Table 7. Codes and Corresponding Rwb Resistance

| $\mathbf{D}$ (Dec.) | RwB $^{(\Omega)}$ | Output State |
| :--- | :--- | :--- |
| 255 | 9,961 | Full Scale ( RAB +1 LSB + Rw) |
| 128 | 5,060 | Midscale |
| 1 | 99 | 1 LSB |
| 0 | 60 | Zero Scale (Wiper Contact Resistance) |

Note that in the zero-scale condition a finite wiper resistance of $60 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled complementary resistance $\mathrm{Rwa}_{\mathrm{wa}}$. When these terminals are used, the B terminal can be opened. Setting the resistance value for $\mathrm{R}_{\mathrm{WA}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$
\begin{equation*}
R_{W A}(D)=\frac{256-D}{256} \times R_{A B}+R_{W} \tag{2}
\end{equation*}
$$

For $R_{A B}=10 \mathrm{k} \Omega$ and the $B$ terminal open circuited, the following output resistance $\mathrm{Rwa}_{\mathrm{w}}$ will be set for the indicated RDAC latch codes.

Table 8. Codes and Corresponding $\mathrm{RwA}_{\mathrm{wA}}$ Resistance

| $\mathbf{D}$ (Dec.) | Rwa $^{(\boldsymbol{\Omega})}$ | Output State |
| :--- | :--- | :--- |
| 255 | 99 | Full Scale |
| 128 | 5,060 | Midscale |
| 1 | 9,961 | 1 LSB |
| 0 | 10,060 | Zero Scale |

Typical device to device matching is process lot dependent and may vary by up to $\pm 30 \%$. Since the resistance element is processed in thin film technology, the change in $\mathrm{R}_{\mathrm{AB}}$ with temperature has a very low $45 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A proportional to the input voltage at A-to-B. Unlike the polarity of $V_{D D}$ to GND, which must be positive, voltage across A-B, W-A, and W-B can be at either polarity.

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to- B starting at 0 V up to 1 LSB less than 5 V . Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at $\mathrm{V}_{\mathrm{W}}$ with respect to ground for any valid input voltage applied to terminals A and B is

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} V_{A}+\frac{256-D}{256} V_{B} \tag{3}
\end{equation*}
$$

For a more accurate calculation, which includes the effect of wiper resistance, $\mathrm{V}_{\mathrm{w}}$, can be found as

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} V_{A}+\frac{R_{W A}(D)}{R_{A B}} V_{B} \tag{4}
\end{equation*}
$$

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors $\mathrm{R}_{\mathrm{WA}}$ and $\mathrm{R}_{\mathrm{WB}}$ and not the absolute values. Therefore, the temperature drift reduces to $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## $I^{2}$ C COMPATIBLE 2-WIRE SERIAL BUS

The 2 -wire $I^{2} \mathrm{C}$ serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 13). The following byte is the slave address byte, which consists of the slave address followed by an $\mathrm{R} / \overline{\mathrm{W}}$ bit (this bit determines whether data will be read from or written to the slave device). The AD5243 has a fixed slave address byte whereas the AD5248 has two configurable address bits AD0 and AD1 (see Table 5).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is high, the master will read from the slave device. On the other hand, if the $\mathrm{R} / \overline{\mathrm{W}}$ bit is low, the master will write to the slave device.
2. In the write mode, the second byte is the instruction byte. The first bit (MSB) of the instruction byte is the RDAC sub address select bit. A logic low will select channel-1 and a logic high will select channel-2.

The second MSB, SD, is a shutdown bit. A logic high causes an open circuit at terminal A while shorting the wiper to terminal $B$. This operation yields almost $0 \Omega$ in rheostat mode or 0 V in potentiometer mode. It is important to note that the shutdown operation does not disturb the contents of the register. When brought out of shutdown, the previous setting will be applied to the RDAC. Also, during shutdown, new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting will be applied to the RDAC.

The remainder of the bits in the instruction byte are don't cares(see Table 5).

After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Table 5).
3. In the read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses(a slight difference with the write mode, where there are eight data bits followed by an acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 15 and Figure 16).

Note that the channel of interest is the one that is previously selected in the Write Mode. In the case where users need to read the RDAC values of both channels, they need to program the first channel in the Write Mode and then change to the Read Mode to read the first channel value. After that, they need to change back to the Write Mode with the second channel selected and read the second channel value in the Read Mode again. It is not necessary for users to issue the Frame 3 data byte in the write mode for subsequent readback operation. Users should refer to Figure 15 for the programming format.
4. After all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master will pull the SDA line high during the tenth clock pulse to establish a STOP condition (see Figure 13) In read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse which goes high to establish a STOP condition (see Figure 15 and Figure 16).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. For example, after the RDAC has acknowledged its slave address and instruction bytes in the write mode, the RDAC output will update on each successive byte. If different instructions are needed, the write/read mode has to start again with a new slave address, instruction, and data byte. Similarly, a repeated read function of the RDAC is also allowed.

## Multiple Devices on One Bus(applies only to AD5248)

Figure 18 shows four AD5248 devices on the same serial bus. Each has a different slave address since the states of their AD0 and AD1 pins are different. This allows each device on the bus to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully $\mathrm{I}^{2} \mathrm{C}$ compatible interface.


Figure 18. Multiple AD5248 Devices on One $I^{2} C$ Bus

## LEVEL SHIFTING FOR BIDIRECTIONAL INTERFACE

While most legacy systems may be operated at one voltage, a new component may be optimized at another. When two systems operate the same signal at two different voltages, proper level shifting is needed. For instance, one can use a 3.3 V $\mathrm{E}^{2}$ PROM to interface with a 5 V digital potentiometer. A level shifting scheme is needed to enable a bidirectional communication so that the setting of the digital potentiometer can be stored to and retrieved from the $\mathrm{E}^{2} \mathrm{PROM}$. Figure 19 shows one of the implementations. M1 and M2 can be any N -channel signal FETs, or if $\mathrm{V}_{\mathrm{DD}}$ falls below 2.5 V , low threshold

FETs such as the FDV301N.


Figure 19. Level Shifting for Operation at Different Potentials

## ESD PROTECTION

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in Figure 20 and Figure 21. This applies to the digital input pins SDA, SCL, and AD0.


Figure 20. ESD Protection of Digital Pins


Figure 21. ESD Protection of Resistor Terminals

## TERMINAL VOLTAGE OPERATING RANGE

The AD5243/48 VDD and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on terminals A, $B$, and $W$ that exceed $V_{D D}$ or GND will be clamped by the internal forward biased diodes (see Figure 22).


Figure 22. Maximum Terminal Voltages Set by $V_{D D}$ and $V_{S S}$

## POWER-UP SEQUENCE

Since the ESD protection diodes limit the voltage compliance at terminals A, B, and W (see Figure 22), it is important to power $\mathrm{V}_{\mathrm{DD}} / \mathrm{GND}$ before applying any voltage to terminals $\mathrm{A}, \mathrm{B}$, and W ; otherwise, the diode will be forward biased such that $V_{D D}$ will be powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND, $V_{D D}$, digital inputs, and then $V_{A / B / W}$. The relative order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and the digital inputs is not important as long as they are powered after $V_{D D} / G N D$.

## LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also a good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the
device should be bypassed with disc or chip ceramic capacitors of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 23). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.


Figure 23. Power Supply Bypassing

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

PIN CONFIGURATION

| 1 | B1 | W1 | 10 |
| :---: | :---: | :---: | :---: |
| 2 | A1 | B2 | 9 |
| 3 | W2 | A2 | 8 |
| 4 | GND | SDA | 7 |
| 5 | $V_{D D}$ | SCL | 6 |

Figure 24.- AD5243 Pin Configuration

| 1 | B1 | W1 | 10 |
| :---: | :---: | :---: | :---: |
| 2 | AD0 | B2 | 9 |
| 3 | W2 | AD1 | 8 |
| 4 | GND | SDA | 7 |
| 5 | $V_{D D}$ | SCL | 6 |

Figure 25. - AD5243 Pin Configuration

PIN FUNCTION DESCRIPTIONS
Table 9.

| Pin | Name | Description |
| :--- | :--- | :--- |
| 1 | B1 | B1 Terminal. |
| 2 | A1 | A1 Terminal. |
| 3 | W2 | W2 Terminal. |
| 4 | GND | Digital Ground. |
| 5 | VDD | Positive Power Supply. |
| 6 | SCL | Serial Clock Input. Positive edge triggered. |
| 7 | SDA | Serial Data Input/Output. |
| 8 | A2 | A2 Terminal. |
| 9 | B2 | B2 Terminal. |
| 10 | W2 | W2 Terminal. |

Table 10.

| Pin | Name | Description |
| :--- | :--- | :--- |
| 1 | B1 | B1 Terminal. |
| 2 | AD0 | Programmable address bit 0 for multiple <br> package decoding. |
| 3 | W2 | W2 Terminal |
| 4 | GND | Digital Ground. |
| 5 | VDD | Positive Power Supply.. |
| 6 | SCL | Serial Clock Input. Positive edge triggered. |
| 7 | SDA | Serial Data Input/Output. |
| 8 | AD1 | Programmable address bit 1 for multiple <br> package decoding. |
| 9 | B2 | B2 Terminal. |
| 10 | W1 | W1 Terminal. |

## Preliminary Technical Data

## OUTLINE DIMENSIONS



Figure 26. 10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | R $\mathbf{A B}(\mathbf{\Omega})$ | Temperature | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD5243BRM2.5-R2 | 2.5 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOL |
| AD5243BRM2.5-RL7 | 2.5 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D0L |
| AD5243BRM10-R2 | 10 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D0M |
| AD5243BRM10-RL7 | 10 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D0M |
| AD5243BRM50-R2 | 50 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DON |
| AD5243BRM50-RL7 | 50 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DON |
| AD5243BRM100-R2 | 100 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOP |
| AD5243BRM100-RL7 | 100 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | DOP |
| AD5243EVAL | See Note 1 |  | Evaluation Board |  |  |


| Model | $\mathbf{R}_{\text {AB }}(\boldsymbol{\Omega})$ | Temperature | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD5248BRM2.5-R2 | 2.5 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1F |
| AD5248BRM2.5-RL7 | 2.5 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1F |
| AD5248BRM10-R2 | 10 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1G |
| AD5248BRM10-RL7 | 10 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1G |
| AD5248BRM50-R2 | 50 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1H |
| AD5248BRM50-RL7 | 50 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1H |
| AD5248BRM100-R2 | 100 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1J |
| AD5248BRM100-RL7 | 100 k | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MSOP-10 | RM-10 | D1J |
| AD5248EVAL | See Note 1 |  | Evaluation Board |  |  |

${ }^{1}$ The evaluation board is shipped with the $10 \mathrm{k} \Omega \mathrm{R}_{A B}$ resistor option; however, the board is compatible with all available resistor value options.
The AD5243/48 contains 2532 transistors. Die size: $30.7 \mathrm{mil} \times 76.8 \mathrm{mil}=2,358 \mathrm{sq} . \mathrm{mil}$.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

Preliminary Technical Data NOTES

